A digitally propulsive PLL for timing recovery applications

John E. Plevridis, Christos S. Koukourlis, John N. Sahalos

Research output: Contribution to journalArticle

Abstract

A novel timing recovery technique is presented that can conciliate small noise bandwidth and provide good jitter suppression with a sufficient wide loop bandwidth. It is also suitable to maintain a stable recovered clock even if the input signal exhibits missing transitions. The technique utilizes two restorative control voltages derived from two closed loops, acting in parallel, for phase and frequency tracking. The first one is composed at the filter output of a conventional Phase Looked Loop (PLL). A Digital Loop derives the second control voltage by the aid of a Digital to Analog Converter (DAC) which retains frequency lock for the whole bandwidth. The basic idea of the combined analog-digital twin-loop architecture is presented and also benefits and design issues are depicted.

Original languageEnglish
Pages (from-to)205-208
Number of pages4
JournalJournal of Electrical Engineering
Volume56
Issue number7-8
Publication statusPublished - 2005

Keywords

  • Clock Recovery
  • PLL
  • Synchronization

Fingerprint Dive into the research topics of 'A digitally propulsive PLL for timing recovery applications'. Together they form a unique fingerprint.

  • Cite this

    Plevridis, J. E., Koukourlis, C. S., & Sahalos, J. N. (2005). A digitally propulsive PLL for timing recovery applications. Journal of Electrical Engineering, 56(7-8), 205-208.