Abstract
While defect oriented testing in digital circuits is a hard process, detecting a modeled fault more than one time has been shown to result in high defect coverage. Previous work shows that such test sets, known as n-detect test sets, are of increased quality for a number of common defects in deep sub-micron technologies. n-detect test generation methods usually produce fully specified test patterns. This limits their usage in a number of important applications such as low power test and test compression. This work proposes a systematic methodology for identifying a large number of bits that can be unspecified in an n-detect test set, while preserving the n-detection property, in contrast to any other existing test set relaxation method. The experimental results demonstrate that the number of specified bits in, even compact, ndetect test sets can be significantly reduced without any impact on the n-detect property.
Original language | English |
---|---|
Title of host publication | Proceedings - 26th IEEE VLSI Test Symposium, VTS08 |
Pages | 187-192 |
Number of pages | 6 |
DOIs | |
Publication status | Published - 2008 |
Event | 26th IEEE VLSI Test Symposium, VTS08 - San Diego, CA, United States Duration: 27 Apr 2008 → 1 May 2008 |
Other
Other | 26th IEEE VLSI Test Symposium, VTS08 |
---|---|
Country/Territory | United States |
City | San Diego, CA |
Period | 27/04/08 → 1/05/08 |